公司介绍
I/O Expanders | NLA9555
概览
The NLA9555 device provides 16 bits of General Purpose parallel Input/Output(GPIO) expansion through the I2Cbus/SMBus. The NLA9555 consists of two 8-bit Configuration (Input or Output selection). Input, Output and Polarity Inversion (active HIGH or active LOW operation) registers. At power on, all I/Os default to inputs. Each I/O may be configured as either input or output by writing to its corresponding I/O configuration bit. The data for each Input or Output is kept in its corresponding Input or Output register. The Polarity Inversion register may be used to invert the polarity of the read register. All registers can be read by the system controller. The NLA9555 provides an open drain interrupt output which is activated when any input state differs from its corresponding input port register state. The interrupt output is used to indicate to the system controller that an input state has changed. The power on reset sets the registers to their default values and initializes the device state machine. Three hardware pins (AD0, AD1, AD2) are used to configure the I2Cbus target address of the device. Up to 64 of these devices in any combination may share the same I2Cbus/SMBus.
- Input/output Port Expansion for Extended Addressing Capability
- Processors with limited GPIOs
- Servers
- Routers
- Personal Computers
- Industrial Automation
- VDD Operating Range: 1.65 V to 5.5 V
- SDA Sink Capability: 30 mA
- 5.5 V Tolerant I/Os
- Polarity Inversion Register
- Active LOW Interrupt Output
- Low Standby Current
- Noise Filter on SCL/SDA Inputs
- No Glitch on Powerup
- Internal Power-On Reset
- 64 Programmable Slave Addresses using Three Address Pins
- 16 I/O Pins which Default to 16 Inputs
产品参数及购买信息
搜寻
Close Search
产品:
2
分享
排序方式
产品系列:
┗
可订购器件:
2
Show More
1-25 of 25
Products per page
Jump to :
1
支持服务
联系安森美销售团队获得支持，查询或者对比产品细节。
联系销售
