







Through Holes						
Symbol	Diameter	Tolerance	Plated	Punched	HoleName	Quantity
	0.0050	+/- 0.003	Yes	No	Rnd 8	342
	0.0400	+/- 0.003	Yes	No	Rnd 40	25
	0.0256	+/- 0.004	No	No	Rnd 0.65mm Non-Plated	2
	0.0334	+/- 0.004	No	No	Rnd 1 Non-Plated	3
	0.0950	+/- 0.0030	No	No	Rnd S6 +/- Tol 3 Non-Plated	4

1. Board material, Isola 370HR or equivalent, ROHS Compliant with nominal thickness of 0.062 INCH, 1/2 OZ. base copper on outer layers (SIGNAL_1 & SIGNAL_4), 1 OZ. copper on inner layers (SIGNAL_2, SIGNAL_3).
2. Order of layers is SIGNAL_1, SIGNAL_2, SIGNAL_3, SIGNAL_4
3. All dimension +/- 5 MIL unless specified otherwise.
4. L.D.I. mask on both sides. Mask must be between all lands.
5. Silkscreen to be white ink on both sides of the board. Soldermask color is light green. No ink to be on surface mount land pads. Vendor marking on bottom side.
6. Board to use ENIG (Electroless Nickel Immersion Gold) finish
7. Boards to be 100% tested to Gerber extracted netlist or using ipc356 netlist.
8. Controlled impedance board - layer SIGNAL_1
16.5 mil traces on SIGNAL_1 layer shall be 50 ohms +/- 10%
11 mil traces on SIGNAL_4 layer shall be 90 ohms differential +/- 10%
9. Panel should include at least 2 fiducials.
10. Board to be manufactured to IPC-6012 Class 2

REVISION HISTORY		DATE	ON Semiconductor 611 Kumpf Drive, Unit 200 Waterloo, Ont. Canada, N2V 1K8		
V1.0 Initial Design		Dec. 10, 2020			
V1.1 Updated RF section		Feb. 15, 2021			
			TITLE RSL15 EVB		
			SIZE	NUMBER	REV
			B		V1.1
Drawn By	M.C.	Fabrication Drawing	DATE	15-02-21	SHEET 1 of 1



ANT1

SW2

RESET

SW1

AM3

AM2

AM1

R4

C12

L1

R5

C16

C15

J2

D3

D2

R7

VDDA

R6

C14

Y2

RSL15

U3

Y1

JTAG

2

DEBUG-EN

ON

OFF

ON

RSL15 EVb V1.1

VOUT



J-Link™ Technology
www.segger.com

GND-TP

3V0

VBAT

VBAT

ON Semiconductor
15-02-2021

VBAT-SEL

C1

C4

C5

U4

Q1

Q2

U1

C3

VDD0

R3

R1

R2

C2

11 10 9 8 VDD0VBAT
12 13 14 GND GND GND

GPIO-B

3 2 1 0 VDD0VBAT
4 5 6 7 GND GND

GPIO-A

