Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, H-PDSO-F8, 750 V, 5.4 mohm

UJ4SC075005L8S



H-PDSO-F8
CASE 740AA

MARKING DIAGRAM



UJ4SC075005 = Specific Device Code
A = Assembly Location
YY = Year
WW = Work Week
ZZZ = Lot ID

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

Description

The UJ4SC075005L8S is a 750 V, 5.4 mΩ G4 SiC FET. It is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs.

Available in the space-saving H-PDSO-F8 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: 5.4 mΩ (Typ)
- Operating Temperature: 175 °C (Max)
- Excellent Reverse Recovery: Q_{rr} = 440 nC
- Low Body Diode V_{FSD}: 1.03 V
- Low Gate Charge: Q_G = 164 nC
- Threshold Voltage $V_{G(th)}$: 4.7 V (Typ) Allowing 0 to 15 V Drive
- Low Intrinsic Capacitance
- ESD Protected, HBM Class 2
- H-PDSO-F8 Package for Faster Switching, Clean Gate Waveforms
- This Device is Pb-Free, Halogen Free and is RoHS Compliant

Typical Applications

- Solid State Relays and Circuit-breakers
- Line Rectification and Active-bridge Rectification Circuits in AC-DC Front-ends
- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V_{DS}		750	V
Gate-source Voltage	V_{GS}	DC	−20 to +20	V
		AC (f > 1 Hz)	−25 to +25	
Continuous Drain Current (Note 1)	I_D	T_C < 144 °C	120	A
Pulsed Drain Current (Note 2)	I_{DM}	T_C = 25 °C	588	A
Single Pulsed Avalanche Energy (Note 3)	E_{AS}	L = 15 mH, I_{AS} = 6.5 A	316	mJ
Short Circuit Withstand Time (Note 4)	t_{SC}	V_{DS} = 400 V, $T_{J(START)}$ = 175 °C	5	μs
SiC FET dv/dt Ruggedness	dv/dt	V_{DS} ≤ 500 V	100	V/ns
Power Dissipation	P_{tot}	T_C = 25 °C	1153	W
Maximum Junction Temperature	$T_{J,max}$		175	°C
Operating and Storage Temperature	T_J, T_{STG}		−55 to 175	°C
Reflow Soldering Temperature	T_{solder}	Reflow MSL 1	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by bondwires
2. Pulse width t_p limited by $T_{J,max}$
3. Starting T_J = 25 °C
4. Short Circuit Current is Independent of the Gate Voltage V_{GS} > 12 V

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		−	0.10	0.13	°C/W

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE − STATIC						
Drain-source Breakdown Voltage	BV_{DS}	V_{GS} = 0 V, I_D = 1 mA	750	−	−	V
Total Drain Leakage Current	I_{DSS}	V_{DS} = 750 V, V_{GS} = 0 V, T_J = 25 °C	−	6	130	μA
		V_{DS} = 750 V, V_{GS} = 0 V, T_J = 175 °C	−	45	−	
Total Gate Leakage Current	I_{GSS}	V_{DS} = 0 V, T_J = 25 °C, V_{GS} = −20 V / +20 V	−	6	20	μA
Drain-source On-resistance	$R_{DS(on)}$	V_{GS} = 12 V, I_D = 80 A, T_J = 25 °C	−	5.4	7.2	mΩ
		V_{GS} = 12 V, I_D = 80 A, T_J = 125 °C	−	9.3	−	
		V_{GS} = 12 V, I_D = 80 A, T_J = 175 °C	−	12.2	−	
Gate Threshold Voltage	$V_{G(th)}$	V_{DS} = 5 V, I_D = 10 mA	4	4.7	6	V
Gate Resistance	R_G	f = 1 MHz, open drain	−	0.8	1.5	Ω
TYPICAL PERFORMANCE − REVERSE DIODE						
Diode Continuous Forward Current (Note 5)	I_S	T_C < 144 °C	−	−	120	A
Diode Pulse Current (Note 6)	$I_{S,pulse}$	T_C = 25 °C	−	−	588	A
Forward Voltage	V_{FSD}	V_{GS} = 0 V, I_S = 50 A, T_J = 25 °C	−	1.03	1.16	V
		V_{GS} = 0 V, I_S = 50 A, T_J = 175 °C	−	1.06	−	
Reverse Recovery Charge	Q_{rr}	V_{DS} = 400 V, I_S = 80 A, V_{GS} = 0 V, R_G = 20 Ω, di/dt = 2800 A/μs, T_J = 25 °C	−	440	−	nC
Reverse Recovery Time	t_{rr}		−	31	−	ns
Reverse Recovery Charge	Q_{rr}	V_{DS} = 400 V, I_S = 80 A, V_{GS} = 0 V, R_G = 20 Ω, di/dt = 2800 A/μs, T_J = 150 °C	−	525	−	nC
Reverse Recovery Time	t_{rr}		−	37	−	ns

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE − DYNAMIC						
Input Capacitance	C_{iss}	V_{DS} = 400 V, V_{GS} = 0 V, f = 100 kHz	−	8374	−	pF
Output Capacitance	C_{oss}		−	362	−	
Reverse Transfer Capacitance	C_{rss}		−	4	−	
Effective Output Capacitance, Energy Related	$C_{oss(er)}$	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	−	475	−	pF
Effective Output Capacitance, Time Related	$C_{oss(tr)}$	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	−	950	−	pF
C_{OSS} Stored Energy	E_{oss}	V_{DS} = 400 V, V_{GS} = 0 V	−	38	−	μJ
Total Gate Charge	Q_G	V_{DS} = 400 V, I_D = 80 A, V_{GS} = 0 V to 15 V	−	164	−	nC
Gate-drain Charge	Q_{GD}		−	24	−	
Gate-source Charge	Q_{GS}		−	46	−	
Turn-on Delay Time	$t_{d(on)}$	Notes 7 and 8, V_{DS} = 400 V, I_D = 80 A, Gate Driver = 0 V to +15 V, Turn-on $R_{G,EXT}$ = 1.5 Ω, Turn-off $R_{G,EXT}$ = 5 Ω, Inductive Load, FWD: same device with V_{GS} = 0 V and R_G = 5 Ω, RC snubber: R_S = 5 Ω and C_S = 680 pF, T_J = 25 °C	−	35	−	ns
Rise Time	t_r		−	39	−	
Turn-off Delay Time	$t_{d(off)}$		−	109	−	
Fall Time	t_f		−	13	−	
Turn-on Energy Including R_S Energy	E_{ON}		−	766	−	μJ
Turn-off Energy Including R_S Energy	E_{OFF}		−	162	−	
Total Switching Energy	E_{TOTAL}		−	928	−	
Snubber R_S Energy During Turn−on	E_{RS_ON}		−	17.6	−	
Snubber R_S Energy During Turn−off	E_{RS_OFF}		−	7.2	−	
Turn-on Delay Time	$t_{d(on)}$	Notes 7 and 8, V_{DS} = 400 V, I_D = 80 A, Gate Driver = 0 V to +15 V, Turn-on $R_{G,EXT}$ = 1.5 Ω, Turn-off $R_{G,EXT}$ = 5 Ω, Inductive Load, FWD: same device with V_{GS} = 0 V and R_G = 5 Ω, RC snubber: R_S = 5 Ω and C_S = 680 pF, T_J = 150 °C	−	37	−	ns
Rise Time	t_r		−	41	−	
Turn-off Delay Time	$t_{d(off)}$		−	114	−	
Fall Time	t_f		−	13	−	
Turn-on Energy Including R_S Energy	E_{ON}		−	808	−	μJ
Turn-off Energy Including R_S Energy	E_{OFF}		−	187	−	
Total Switching Energy	E_{TOTAL}		−	995	−	
Snubber R_S Energy During Turn-on	E_{RS_ON}		−	18.3	−	
Snubber R_S Energy During Turn-off	E_{RS_OFF}		−	10.3	−	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Limited by bondwires
6. Pulse width t_p limited by $T_{J,max}$
7. Measured with the switching test circuit in Figure 26.
8. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.

TYPICAL PERFORMANCE DIAGRAMS



Figure 1. Typical Output Characteristics at T_J = −55 °C, t_p < 250 μs



Figure 2. Typical Output Characteristics at T_J = 25 °C, t_p < 250 μs



Figure 3. Typical Output Characteristics at T_J = 175 °C, t_p < 250 μs



Figure 4. Normalized On-Resistance vs. Temperature at V_{GS} = 12 V and I_D = 80 A



Figure 5. Typical Drain-Source On-Resistances at V_{GS} = 12 V



Figure 6. Typical Transfer Characteristics at V_{DS} = 5 V

TYPICAL PERFORMANCE DIAGRAMS (CONTINUED)



Figure 7. Threshold Voltage vs. Junction Temperature at V_{DS} = 5 V and I_D = 10 mA



Figure 8. Typical Gate Charge at V_{DS} = 400 V and I_D = 80 A



Figure 9. 3rd Quadrant Characteristics at T_J = −55 °C



Figure 10. 3rd Quadrant Characteristics at T_J = 25 °C



Figure 11. 3rd Quadrant Characteristics at T_J = 175 °C



Figure 12. Typical Stored Energy in C_{OSS} at V_{GS} = 0 V

TYPICAL PERFORMANCE DIAGRAMS (CONTINUED)



Figure 13. Typical Capacitances at f = 100 kHz and V_{GS} = 0 V



Figure 14. DC Drain Current Derating



Figure 15. Total Power Dissipation



Figure 16. Maximum Transient Thermal Impedance



Figure 17. Safe Operation Area at T_C = 25 °C, D = 0, Parameter t_p



Figure 18. Reverse Recovery Charge Q_{rr} vs. Junction Temperature at V_{DS} = 400 V

TYPICAL PERFORMANCE DIAGRAMS (CONTINUED)



Figure 19. Clamped Inductive Switching Energy vs. Drain Current V_{DS} = 400 V and T_J = 25 °C



Figure 20. RC Snubber Energy Loss vs. Drain Current at V_{DS} = 400 V and T_J = 25 °C



Figure 21. Clamped Inductive Switching Energies vs. $R_{G,EXT}$ at V_{DS} = 400 V, I_D = 80 A, and T_J = 25 °C



Figure 22. RC Snubber Energy Losses vs. $R_{G,EXT}$ at V_{DS} = 400 V, I_D = 80 A, and T_J = 25 °C



Figure 23. Clamped Inductive Switching Energies vs. Snubber Capacitance C_S at V_{DS} = 400 V, I_D = 80 A, and T_J = 25 °C



Figure 24. RC Snubber Energy Losses vs. Snubber Capacitance C_S at V_{DS} = 400 V, I_D = 80 A, and T_J = 25 °C

TYPICAL PERFORMANCE DIAGRAMS (CONTINUED)



Figure 25. Clamped Inductive Switching Energy vs. Junction Temperature at V_{DS} = 400 V and I_D 80 A



Figure 26. Schematic of the Half-bridge Mode Switching Test circuit. Note, a Device Snubber (R_S = 5 Ω, C_S = 680 pF) and bus RC Snubber (R_{BS} = 1 Ω, C_{BS} = 100 nF) is Used to Reduce the Power Loop High Frequency Oscillations.

APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website www.onsemi.com.

ORDERING INFORMATION

Part Number	Marking	Package	Shipping†
UJ4SC075005L8S	UJ4SC075005	H-PDSO-F8 9.90x10.38x2.30, 1.20P (Pb-Free, Halogen Free)	2000 / Tape and Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

REVISION HISTORY

Revision	Description of Changes	Date
B	Acquired the original Qorvo JFET Division Data Sheet and updated the main document title to comply with **onsemi** standards for SiC products.	1/15/2025
2	Converted the Data Sheet to **onsemi** format.	6/10/2025



H−PDSO−F8 9.90x10.38x2.30, 1.20P
CASE 740AA
ISSUE B

DATE 24 JUN 2025







TO-LL			
SYMBOL	Value		
	Min	Nom	Max
A	2.15	2.30	2.45
A1		1.80 REF	
b	0.65	0.80	0.90
b1	9.65	9.80	9.95
b3	1.10	1.20	1.30
c	0.40	0.50	0.60
D	10.18	10.38	10.58
D1	10.88	11.08	11.28
D2	3.15	3.30	3.45
D4	4.40	4.55	4.70
E	9.70	9.90	10.10
E1	7.95	8.10	8.25
E2	0.60	0.70	0.80
e		1.20 BSC	
H	11.48	11.68	11.88
H1	6.80	6.95	7.10
i		0.10 REF	
j1		0.46 REF	
j2		0.20 REF	
K		2.80 REF	
L	1.40	1.90	2.10
L1	0.50	0.70	0.90
L2	0.48	0.60	0.72
L3	0.30	0.70	0.80
Q		6.80 REF	
R	3.00	3.10	3.20
θ		10°	

Note:
1. Dimensioning and tolerancing as per ASME Y14.5 - 2018
2. Controlling dimension : millimeters
3. Dimensions does not include Burrs and Mold Flashes

DOCUMENT NUMBER:	**98AON26704H**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**H−PDSO−F8 9.90x10.38x2.30, 1.20P**		**PAGE 1 OF 2**

H−PDSO−F8 9.90x10.38x2.30, 1.20P
CASE 740AA
ISSUE B

DATE 24 JUN 2025

RECOMMENDED PCB LAND PATTERN



NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE.
END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales