

Enhancement Mode Gallium Nitride (GaN) HEMT

**100 V, 3.8 mΩ, 147 A, PDSO-N8
5.0x6.0**

Preliminary Document NTLEF5D0N10GN1

Features

- Low $R_{DS(ON)}$ to Minimize Conduction Losses
- Ultra Low Gate Charge for High Speed Switching
- $FOM-Q_G = 21.7 \text{ nC} \cdot \text{m}\Omega$
- Small Footprint for High Density PCB Design
- Pb-Free, Halide Free and RoHS Compliant

Typical Applications



- High Density Power Modules
- High Frequency DC-DC Converters
- High Power Synchronous Rectifiers
- Motor Drivers

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	100	V
Drain-to-Source Transient Voltage, $t_P < 100 \mu\text{s}$	$V_{DS(TRAN)}$	120	V
Gate-to-Source Voltage	V_{GS}	-4 to 6	V
Gate-to-Source Transient Voltage, $t_P = 100 \text{ ns}$, $f_P = 100 \text{ kHz}$, open drain	$V_{GS(PULSE)}$	6.5	V
Continuous Drain Current, $T_{CASE} = 25^\circ\text{C}$ $T_{CASE} = 100^\circ\text{C}$	I_{DS}	147 93	A
Pulsed Drain Current, $t_P < 100 \mu\text{s}$, $T_J = 25^\circ\text{C}$ $T_J = 150^\circ\text{C}$	$I_{DS(PULSE)}$	300 230	A
Power Dissipation, $V_{GS} = 5 \text{ V}$, $T_{CASE} = 25^\circ\text{C}$	P_{TOT}	182	W
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55 to 150	$^\circ\text{C}$


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

$V_{(BR)DSS}$	$R_{DS(ON)}$ TYP	I_{DS} MAX
100 V	3.8 mΩ	147 A



PDSO-N8 5.00x6.00x0.87, 1.27P, GEN 2
CASE 144AF

MARKING DIAGRAM



XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

This Preliminary document is for informational purposes only. onsemi may update or withdraw it without notice. Content and referenced products are under development and subject to change.

NTLEF5D0N10GN1

THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Junction-to-Cases	$R_{\theta JC}$	0.6	$^{\circ}\text{C}/\text{W}$
Junction-to-Board	$R_{\theta JB}$	6.6	$^{\circ}\text{C}/\text{W}$
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	43.5	$^{\circ}\text{C}/\text{W}$
Maximum Soldering Temperature (MSL3)	T_{SLD}	260	$^{\circ}\text{C}$

1. Device on 1 in², 2 oz copper pad on single layer FR-4 PCB.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}$	100			V
Drain-to-Source Leakage Current	I_{DSS}	$V_{GS} = 0\text{ V}, V_{DS} = 100\text{ V}$		0.7	TBD	μA
		$V_{GS} = 0\text{ V}, V_{DS} = 100\text{ V}, T_J = 125^{\circ}\text{C}$		150		
Gate-to-Source Leakage Current	I_{GSS}	$V_{GS} = 6\text{ V}, V_{DS} = 0\text{ V}$		0.4	TBD	μA
		$V_{GS} = 6\text{ V}, V_{DS} = 0\text{ V}, T_J = 125^{\circ}\text{C}$		40		μA

ON CHARACTERISTICS

Drain-to-Source On Resistance	$R_{DS(ON)}$	$V_{GS} = 5\text{ V}, I_{DS} = 20\text{ A}$		3.8	5.0	$\text{m}\Omega$
		$V_{GS} = 5\text{ V}, I_{DS} = 20\text{ A}, T_J = 125^{\circ}\text{C}$		6.6		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_{DS} = 10\text{ mA}, T_J = 25^{\circ}\text{C}$		1.1		V
		$V_{DS} = V_{GS}, I_{DS} = 10\text{ mA}, T_J = 125^{\circ}\text{C}$		1.0		

DYNAMIC CHARACTERISTICS

Input Capacitance	C_{ISS}	$V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		707		pF		
Output Capacitance	C_{OSS}			295				
Reverse Transfer Capacitance	C_{RSS}			4.7				
Output Capacitance, Energy Related	$C_{OSS(ER)}$	$V_{DS} = 0\text{ V to } 50\text{ V}, V_{GS} = 0\text{ V}$		411		pF		
Output Capacitance, Time Related	$C_{OSS(TR)}$			585				
Output Charge	Q_{OSS}			29.2			nC	
Output Capacitance Stored Energy	E_{OSS}			0.5			μJ	
Gate Resistance	R_G		$f = 5\text{ MHz}$		0.8			Ω
Gate Charge	Q_G		$V_{DS} = 50\text{ V}, I_{DS} = 20\text{ A}, V_{GS} = 0/5\text{ V}$		5.7			nC
Gate-to-Source Charge	Q_{GS}			1.4				
Gate-to-Drain Charge	Q_{GD}			0.9				
Gate Plateau Voltage	V_{PLAT}			2.0		V		

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$t_{D(ON)}$	$V_{DS} = 50\text{ V}, I_{DS} = 20\text{ A}, V_{GS} = 0/5\text{ V}, R_G = 4\ \Omega$		TBD		ns
Turn-Off Delay Time	$t_{D(OFF)}$			TBD		ns
Turn-On Rise Time	t_R			TBD		ns
Turn-Off Fall Time	t_F			TBD		ns

REVERSE CONDUCTION CHARACTERISTICS

Source-to-Drain Reverse Voltage	V_{SD}	$V_{GS} = -3\text{ V}, I_{SD} = 20\text{ A}$		5.0		V
		$V_{GS} = 0\text{ V}, I_{SD} = 20\text{ A}$		2.0		
		$V_{GS} = 5\text{ V}, I_{SD} = 20\text{ A}$		0.08		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NTLEF5D0N10GN1

GATE DRIVE GUIDELINES

This GaN device utilizes a Schottky gate structure, which behaves similarly to a MOSFET with a purely capacitive input and does not require continuous gate current during the on-state. For optimal performance, apply a low-impedance gate driver with appropriate gate resistance to control switching speed and limit ringing. A typical gate voltage of

5 – 6 V is recommended, with optional negative gate bias for hard-switching applications to improve dv/dt immunity and prevent false turn-on. Minimize gate loop inductance (<1 nH) through careful PCB layout and short connections. For additional robustness, Zener clamps may be used to limit gate voltage in both polarities.




Figure 1. Schottky Gate Conventional Driver Schematic

ORDERING INFORMATION


Device Order Number	Package Type	Shipping†
ENGNTLEF5D0N10GN1TXG	PDSO-N8 5.00x6.00x0.87, 1.27P, GEN 2	2500 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

NTLEF5D0N10GN1



REVISION HISTORY

Revision	Description of Changes	Date
P0	Initial Preliminary document release.	4/3/2026
P1	Package drawing is changed.	5/27/2026
P2	Update – Package and Shipping information, Marking Diagram.	6/30/2026




PDSO-N8 5.00x6.00x0.87, 1.27P, GEN 2
CASE 144AF
ISSUE A

04 MAY 2026




*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



UNIT IN MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.77	0.87	0.97
A3	0.425 REF		
b	0.360	0.410	0.460
D	5.00 BSC		
D2	3.670	3.720	3.770
D3	2.170	-	2.970
D4	1.290 REF		
e	1.270 BSC		
e1	0.690 BSC		
E	6.00 BSC		
E2	3.600	3.650	3.700
E3	1.430	-	2.230
E4	0.770 REF		
E5	0.410	0.460	0.510
E6	0.415	0.465	0.515
k	1.270 REF		
L	0.415	0.465	0.515
L2	0.075 REF		
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.05		
fff	0.10		

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON75131H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	PDSO-N8 5.00x6.00x0.87, 1.27P, GEN 2	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales